ProjectsPricingInsights

74AUP2G34DW-7 AI Analysis:
Datasheet, Specs, Alternatives & ECAD

AI summary

74AUP2G34DW-7 product

74AUP2G34DW-7

Buffers

Logic GateBufferLow Power

The 74AUP2G34DW-7 is a dual buffer gate designed for ultra-low power consumption in portable electronics.

Best for

  • Battery-powered portable devices
  • Low-power logic level shifting

Avoid if

  • High-speed applications requiring very low propagation delay

Check before use

  • Input signal rise/fall times
  • Unused input termination

Key specifications

Supply Voltage
0.8V to 3.6V
Logic Family
74AUP
Package
SOT-363

Compliance & Environment

RoHS
ROHS3 Compliant
REACH
-
MSL
-
ECCN
EAR99
HTSUS
8541290095.0

Application

Portable Electronics

Datasheet

74AUP2G34DW-7-Diodes-Inc.-datasheet-62304972.pdf

800 KB

Datasheet AI

CAD Models

Download ECAD models for 74AUP2G34DW-7: KiCad symbol & footprint, Altium footprint, PCB footprint, and 3D model.

EDA Symbol
Schematic symbol for your EDA tool
Get Files
PCB Footprint
Land pattern for PCB layout
Get Files
3D Model
STEP file for mechanical design
Get Files
KiCad Library
Verified KiCad 8 symbol, footprint, and 3D model
Generate library

Login required · CAD models billed separately as an add-on

Where to Buy

Real-time and catalog pricing from verified distributors

Live prices updated on demand · Catalog (~) prices may differ

Alternative components

Alternatives are being enriched. Analyze this part in PartGenie for the latest matches.

Design and risk insights

Questions & answers

It is a dual buffer logic gate from the Advanced Ultra Low Power (AUP) CMOS family, optimized for low power and extended battery life.