ProjectsPricingInsights

74HC138D,653 AI Analysis:
Datasheet, Specs, Alternatives & ECAD

AI summary

74HC138D,653 product

74HC138D,653

Programmers

DecoderDemultiplexerCMOSLogic

The 74HC138 is a versatile 3-to-8 line decoder/demultiplexer designed for high-speed CMOS logic applications.

Best for

  • Memory decoding
  • Address decoding
  • Signal routing

Avoid if

  • High-speed requirements exceeding propagation delay specs
  • Applications requiring active-HIGH outputs without external inversion

Check before use

  • Logic levels (CMOS vs TTL)
  • Enable input configuration

Key specifications

Supply Voltage
2.0 V to 6.0 V
Propagation Delay
15 ns (typ at 4.5V)
Operating Temp
-40 °C to +125 °C
Package
SO16

Compliance & Environment

RoHS
ROHS3 Compliant
REACH
REACH Unaffected
MSL
1 (Unlimited)
ECCN
EAR99
HTSUS
8542.39.0001

Application

Industrial ControlGeneral Logic

Datasheet

NXP-Semiconductors-company-13.pdf

800 KB

Datasheet AI

CAD Models

Download ECAD models for 74HC138D,653: KiCad symbol & footprint, Altium footprint, PCB footprint, and 3D model.

EDA Symbol
Schematic symbol for your EDA tool
Get Files
PCB Footprint
Land pattern for PCB layout
Get Files
3D Model
STEP file for mechanical design
Get Files
KiCad Library
Verified KiCad 8 symbol, footprint, and 3D model
Generate library

Login required · CAD models billed separately as an add-on

Alternative components

2
PartDetailsMatch
74HC138DToshiba Semiconductor and Storage

This Toshiba part is a cross-vendor equivalent with matching function, package, and key electricals.

Needs validation

Design and risk insights

Questions & answers

It is a 3-to-8 line decoder/demultiplexer that converts three binary address inputs into eight mutually exclusive active-LOW outputs.