For BusinessPricing
Request a demo

ADC12020CIVYX/NOPB AI Analysis:
Datasheet, Specs, Alternatives & ECAD

AI summary

ADC12020CIVYX/NOPB product

ADC12020CIVYX/NOPB

Analog to Digital Converters (ADC)

12-bit ADC20 MSPSPipeline ADCDifferential inputLQFP-32

ADC12020CIVYX/NOPB is a 12-bit, 20 MSPS pipeline ADC with differential inputs, internal sample-and-hold, and parallel offset-binary outputs.

Best for

  • High-speed image-processing front ends
  • Instrumentation and waveform digitizers
  • Parallel DSP data acquisition

Avoid if

  • The design cannot provide a 5 V supply
  • A serial interface or substantially lower power consumption is required

Check before use

  • Differential analog input driver stability
  • Reference and supply bypass capacitor placement
  • Clock jitter, duty cycle, and output capture timing
  • 32-lead LQFP PCB footprint

Key specifications

Resolution
12 bits
Sample rate
20 MSPS minimum
Architecture
Differential pipeline
Supply
4.75 V to 5.25 V
Package
32-lead LQFP, 0.8 mm pitch

Compliance & Environment

RoHS
ROHS3 Compliant
REACH
-
MSL
Level 3, 260 °C peak, 168 h
ECCN
-
HTSUS
-

Application

Image processing front endsInstrumentationWaveform digitizers

Datasheet

Texas-Instruments-company-64.pdf

800 KB

Datasheet AI

CAD Models

Download ECAD models for ADC12020CIVYX/NOPB: KiCad symbol & footprint, Altium footprint, PCB footprint, and 3D model.

EDA Symbol
Schematic symbol for your EDA tool
Get Files
PCB Footprint
Land pattern for PCB layout
Get Files
3D Model
STEP file for mechanical design
Get Files
KiCad Library
Verified KiCad 8 symbol, footprint, and 3D model
Generate library

Login required · CAD models billed separately as an add-on

Where to Buy

Real-time and catalog pricing from verified distributors

Live prices updated on demand · Catalog (~) prices may differ

Alternative components

Alternatives are being enriched. Analyze this part in PartGenie for the latest matches.

Design and risk insights

Questions & answers

It is a Texas Instruments 12-bit CMOS analog-to-digital converter using a differential pipeline architecture. It supports a minimum 20 MSPS conversion rate and includes an internal sample-and-hold circuit.