For BusinessPricing
Request a demo

CDC3RL02BYFPR AI Analysis:
Datasheet, Specs, Alternatives & ECAD

AI summary

CDC3RL02BYFPR product

CDC3RL02BYFPR

Integrated Circuits (ICs)

Clock BufferLow NoiseLDO Integrated

The CDC3RL02 is a low-noise, two-channel clock fan-out buffer with an integrated 1.8V LDO, optimized for portable devices.

Best for

  • Mobile phones
  • GPS receivers
  • Wireless LAN modules

Avoid if

  • Applications requiring high-current output beyond 50mA

Check before use

  • Ensure the LDO output capacitor meets the minimum ESR requirements.

Key specifications

Phase Noise
-149 dBc/Hz
Output Jitter
0.37 ps
Supply Voltage
2.3V - 5.5V

Compliance & Environment

RoHS
ROHS3 Compliant
REACH
-
MSL
Level-1-260C-UNLIM
ECCN
-
HTSUS
-

Application

Consumer ElectronicsWireless Connectivity

Datasheet

Texas-Instruments-company-64.pdf

800 KB

Datasheet AI

CAD Models

Download ECAD models for CDC3RL02BYFPR: KiCad symbol & footprint, Altium footprint, PCB footprint, and 3D model.

EDA Symbol
Schematic symbol for your EDA tool
Get Files
PCB Footprint
Land pattern for PCB layout
Get Files
3D Model
STEP file for mechanical design
Get Files
KiCad Library
Verified KiCad 8 symbol, footprint, and 3D model
Generate library

Login required · CAD models billed separately as an add-on

Where to Buy

Real-time and catalog pricing from verified distributors

Live prices updated on demand · Catalog (~) prices may differ

Alternative components

Alternatives are being enriched. Analyze this part in PartGenie for the latest matches.

Design and risk insights

Questions & answers

It is a two-channel clock fan-out buffer with an integrated LDO, designed to provide clean clock signals to peripherals in portable equipment.