For BusinessPricing
Request a demo

CDCLVD110AVF AI Analysis:
Datasheet, Specs, Alternatives & ECAD

AI summary

CDCLVD110AVF product

CDCLVD110AVF

Integrated Circuits (ICs)

LVDSclock driverclock fan-outLQFP-322.5 V

CDCLVD110AVF is a 2.5 V LVDS fan-out clock driver for distributing either of two selected differential clocks to up to ten differential output pairs.

Best for

  • LVDS clock distribution
  • Multi-device clock fan-out
  • Selectable dual-clock reference designs

Avoid if

  • A supply outside 2.375 V to 2.625 V is required
  • The receiver cannot support the required LVDS coupling and termination scheme

Check before use

  • Confirm all receiver termination arrangements
  • Check CLK0/CLK1 input biasing and coupling
  • Validate LQFP-32 layout and thermal requirements

Key specifications

Supply voltage
2.375 V to 2.625 V
Outputs
10 LVDS differential pairs
Maximum input frequency
900 MHz minimum, 1100 MHz typical
Output skew
30 ps maximum
Package
32-pin LQFP, 7.00 mm x 7.00 mm nominal body

Compliance & Environment

RoHS
ROHS3 Compliant
REACH
-
MSL
Level-1-260C-UNLIM
ECCN
-
HTSUS
-

Application

Clock distributionIndustrial and communications equipment

Datasheet

Texas-Instruments-company-64.pdf

800 KB

Datasheet AI

CAD Models

Download ECAD models for CDCLVD110AVF: KiCad symbol & footprint, Altium footprint, PCB footprint, and 3D model.

EDA Symbol
Schematic symbol for your EDA tool
Get Files
PCB Footprint
Land pattern for PCB layout
Get Files
3D Model
STEP file for mechanical design
Get Files
KiCad Library
Verified KiCad 8 symbol, footprint, and 3D model
Generate library

Login required · CAD models billed separately as an add-on

Where to Buy

Real-time and catalog pricing from verified distributors

Live prices updated on demand · Catalog (~) prices may differ

Alternative components

Alternatives are being enriched. Analyze this part in PartGenie for the latest matches.

Design and risk insights

Questions & answers

CDCLVD110AVF is a Texas Instruments programmable low-voltage 1:10 LVDS clock driver. It selects CLK0 or CLK1 and distributes the selected clock to ten LVDS differential output pairs.