For BusinessPricing
Request a demo

DS90CR288AMTD/NOPB AI Analysis:
Datasheet, Specs, Alternatives & ECAD

AI summary

DS90CR288AMTD/NOPB product

DS90CR288AMTD/NOPB

Specialized

Channel LinkLVDS receiver28-bit3.3 VTSSOP-5685 MHz

DS90CR288AMTD/NOPB is a 3.3 V, 28-bit Channel Link LVDS receiver that converts four serialized LVDS data channels and a forwarded clock into 28 LVCMOS/LVTTL outputs.

Best for

  • Point-to-point 28-bit parallel bus reduction
  • 3.3 V LVDS display or data interfaces
  • Systems requiring a forwarded-clock Channel Link receiver

Avoid if

  • The source interface does not provide the matching Channel Link LVDS serialization format
  • The link cannot maintain controlled differential impedance and skew
  • A clock may be absent while the receiver remains enabled

Check before use

  • Match the 85 MHz maximum clock and 595 Mbps-per-channel limit.
  • Place termination resistors close to RxIN pins.
  • Check output logic-level compatibility and timing at RxCLK OUT.

Key specifications

Function
28-bit LVDS Channel Link receiver
Supply voltage
3.0 V to 3.6 V
Clock range
20 MHz to 85 MHz
Throughput
Up to 2.38 Gbit/s
Package
56-pin TSSOP

Compliance & Environment

RoHS
ROHS3 Compliant
REACH
-
MSL
Level-2-260C-1 YEAR
ECCN
-
HTSUS
-

Application

LVDS point-to-point linksIndustrial data transmissionDisplay and parallel-bus interfaces

Datasheet

TXIIS176504-1.pdf

800 KB

Datasheet AI

CAD Models

Download ECAD models for DS90CR288AMTD/NOPB: KiCad symbol & footprint, Altium footprint, PCB footprint, and 3D model.

EDA Symbol
Schematic symbol for your EDA tool
Get Files
PCB Footprint
Land pattern for PCB layout
Get Files
3D Model
STEP file for mechanical design
Get Files
KiCad Library
Verified KiCad 8 symbol, footprint, and 3D model
Generate library

Login required · CAD models billed separately as an add-on

Where to Buy

Real-time and catalog pricing from verified distributors

Live prices updated on demand · Catalog (~) prices may differ

Alternative components

Alternatives are being enriched. Analyze this part in PartGenie for the latest matches.

Design and risk insights

Questions & answers

It is a Texas Instruments 28-bit Channel Link receiver. It deserializes four LVDS data streams plus an LVDS clock into 28 LVCMOS/LVTTL parallel outputs.