ProjectsPricingInsights

DTC115EM3T5G AI Analysis:
Datasheet, Specs, Alternatives & ECAD

AI summary

DTC115EM3T5G product

DTC115EM3T5G

Pre-Biased

NPNDigital TransistorPre-BiasedSOT-723

The DTC115EM3T5G is an NPN pre-biased digital transistor with integrated 100k/100k resistors, ideal for space-constrained switching applications.

Best for

  • Space-constrained switching
  • Digital logic interfacing

Avoid if

  • High-power applications exceeding 100mA

Check before use

  • Thermal dissipation limits in high-density layouts

Key specifications

VCEO
50 V
IC
100 mA
R1/R2
100 kΩ / 100 kΩ

Compliance & Environment

RoHS
ROHS3 Compliant
REACH
REACH Unaffected
MSL
1 (Unlimited)
ECCN
EAR99
HTSUS
8541.21.0095

Application

General Switching

CAD Models

Download ECAD models for DTC115EM3T5G: KiCad symbol & footprint, Altium footprint, PCB footprint, and 3D model.

EDA Symbol
Schematic symbol for your EDA tool
Get Files
PCB Footprint
Land pattern for PCB layout
Get Files
3D Model
STEP file for mechanical design
Get Files
KiCad Library
Verified KiCad 8 symbol, footprint, and 3D model
Generate library

Where to Buy

Real-time and catalog pricing from verified distributors

Alternative components

Alternatives are being enriched. Analyze this part in PartGenie for the latest matches.

Design and risk insights

Questions & answers

It is an NPN digital transistor (BRT) that integrates a monolithic bias resistor network (R1=100kΩ, R2=100kΩ) into a single SOT-723 package.