For BusinessPricing
Request a demo

LKI8012SS AI Analysis:
Datasheet, Specs, Alternatives & ECAD

AI summary

LKI8012SS product

LKI8012SS

Component

LVDS driverquad channel800 Mbps3.3 VTSSOP-16TIA/EIA-644

LKI8012SS is a quad 3.3 V LVDS line driver for converting four LVTTL/LVCMOS signals into differential LVDS links at up to 800 Mbps.

Best for

  • Four-channel LVTTL/LVCMOS-to-LVDS conversion
  • High-speed point-to-point PCB or backplane links
  • Clock and data distribution

Avoid if

  • The receiving interface does not accept LVDS signaling
  • A supply outside 3.0 V to 3.6 V is required
  • A multidrop bus without appropriate LVDS architecture is needed

Check before use

  • 100 Ohm differential output termination
  • EN high and EN# low or open for enabled operation
  • TSSOP-16 footprint and 0.65 mm pitch
  • Compliance and lifecycle status from a current supplier source

Key specifications

Channels
4 LVDS drivers
Data rate
800 Mbps maximum
Supply voltage
3.0 V to 3.6 V
Differential output
250 mV to 450 mV with 100 Ohm load
Package
TSSOP-16, 5.00 mm × 6.40 mm × 1.10 mm

Compliance & Environment

RoHS
-
REACH
-
MSL
-
ECCN
-
HTSUS
-

Application

Backplane and interconnect linksClock and data distributionNetwork routing and switching equipment

Datasheet

cd9ef1f55c3ff5d7061891ff171b7f00_LKI8012SS.pdf

800 KB

Datasheet AI

CAD Models

Download ECAD models for LKI8012SS: KiCad symbol & footprint, Altium footprint, PCB footprint, and 3D model.

EDA Symbol
Schematic symbol for your EDA tool
Get Files
PCB Footprint
Land pattern for PCB layout
Get Files
3D Model
STEP file for mechanical design
Get Files
KiCad Library
Verified KiCad 8 symbol, footprint, and 3D model
Generate library

Login required · CAD models billed separately as an add-on

Alternative components

Alternatives are being enriched. Analyze this part in PartGenie for the latest matches.

Design and risk insights

Questions & answers

LKI8012SS is a four-channel LVDS line driver from LKWIC. It converts four LVTTL/LVCMOS inputs into four differential LVDS output pairs and is housed in a TSSOP-16 package.