LMK03806BISQ/NOPB AI Analysis:
Datasheet, Specs, Alternatives & ECAD

AI summary

LMK03806BISQ/NOPB product

LMK03806BISQ/NOPB

Integrated Circuits (ICs)

clock generatorinteger-N PLLlow jitterLVDSLVPECLLVCMOSWQFN-64

LMK03806BISQ/NOPB is a 3.3 V ultra-low-jitter clock generator for designs requiring multiple programmable LVDS, LVPECL, or LVCMOS reference clocks.

Best for

  • Multi-output networking clocks
  • FPGA, processor, ADC and DAC clock distribution
  • SONET/SDH, Ethernet, Fibre Channel and PCIe reference clocks

Avoid if

  • A fixed-frequency oscillator is sufficient
  • A design cannot support external PLL loop-filter components
  • The required frequency plan cannot be derived from the supported VCO range

Check before use

  • Confirm all requested output frequencies are integer divisions of a valid VCO frequency.
  • Program register R3 after power-on reset before using CLKout6.
  • Use the required output termination for the selected LVDS or LVPECL mode.

Key specifications

Programmable outputs
14
VCO range
2370 MHz to 2600 MHz
Output formats
LVDS, LVPECL, LVCMOS
Supply voltage
3.15 V to 3.45 V
Package
64-pin WQFN, 9.0 mm × 9.0 mm × 0.8 mm max

Compliance & Environment

RoHS
ROHS3 Compliant
REACH
-
MSL
MSL 3
ECCN
-
HTSUS
-

Application

Networking and telecom clock treesIndustrial FPGA and processor clockingData-converter clock distribution

CAD Models

Download ECAD models for LMK03806BISQ/NOPB: KiCad symbol & footprint, Altium footprint, PCB footprint, and 3D model.

EDA Symbol
Schematic symbol for your EDA tool
Get Files
PCB Footprint
Land pattern for PCB layout
Get Files
3D Model
STEP file for mechanical design
Get Files
KiCad Library
Verified KiCad 8 symbol, footprint, and 3D model
Generate library

Where to Buy

Real-time and catalog pricing from verified distributors

Alternative components

Alternatives are being enriched. Analyze this part in PartGenie for the latest matches.

Design and risk insights

Questions & answers

LMK03806BISQ/NOPB is a Texas Instruments programmable clock generator with an integer-N PLL, integrated low-noise VCO, six paired CLKout divider groups, and two buffered OSCout reference outputs.