For BusinessPricing
Request a demo

LMK04826BISQ/NOPB AI Analysis:
Datasheet, Specs, Alternatives & ECAD

AI summary

LMK04826BISQ/NOPB product

LMK04826BISQ/NOPB

Integrated Circuits (ICs)

JESD204Bclock jitter cleanerdual PLLWQFN

LMK04826BISQ/NOPB is a Texas Instruments dual-loop JESD204B clock jitter cleaner with 14 programmable differential outputs and integrated VCOs.

Best for

  • JESD204B device-clock and SYSREF generation
  • Low-jitter data-converter clocking
  • Multi-output clock distribution

Avoid if

  • The design does not require a programmable low-jitter clock conditioner.

Check before use

  • Reference and output frequency plan
  • PLL loop-filter values and phase margin
  • Output termination and thermal conditions

Key specifications

PLL architecture
Dual-loop PLL
PLL2 outputs
14 differential outputs
VCO ranges
VCO0: 1840–1970 MHz; VCO1: 2440–2505 MHz
Package
64-pin WQFN, 9.0 mm × 9.0 mm × 0.8 mm

Compliance & Environment

RoHS
ROHS3 Compliant
REACH
-
MSL
Level-3-260C-168 HR
ECCN
-
HTSUS
-

Application

JESD204B converter clockingData converter clockingClock distribution

Datasheet

Texas-Instruments-company-64.pdf

800 KB

Datasheet AI

CAD Models

Download ECAD models for LMK04826BISQ/NOPB: KiCad symbol & footprint, Altium footprint, PCB footprint, and 3D model.

EDA Symbol
Schematic symbol for your EDA tool
Get Files
PCB Footprint
Land pattern for PCB layout
Get Files
3D Model
STEP file for mechanical design
Get Files
KiCad Library
Verified KiCad 8 symbol, footprint, and 3D model
Generate library

Login required · CAD models billed separately as an add-on

Where to Buy

Real-time and catalog pricing from verified distributors

Live prices updated on demand · Catalog (~) prices may differ

Alternative components

Alternatives are being enriched. Analyze this part in PartGenie for the latest matches.

Design and risk insights

Questions & answers

It is a dual-loop PLL clock conditioner and jitter cleaner for JESD204B and general-purpose high-performance clock distribution.