For BusinessPricing
Request a demo

LMK1D1204RGTT AI Analysis:
Datasheet, Specs, Alternatives & ECAD

AI summary

LMK1D1204RGTT product

LMK1D1204RGTT

Integrated Circuits (ICs)

LVDS clock buffer2:4 fanout2 GHz differential inputlow additive jitterVQFN-16

LMK1D1204RGTT is a compact 2:4 LVDS clock fanout buffer for distributing one of two clock sources to four differential LVDS loads.

Best for

  • Low-jitter LVDS clock fanout
  • Four-load clock distribution
  • Dual-source clock selection

Avoid if

  • More than four LVDS output pairs are required
  • A single-ended input above 250 MHz is required

Check before use

  • LVDS receiver termination
  • Input common-mode and amplitude limits
  • IN_SEL control state
  • Power-supply decoupling

Key specifications

Configuration
2 inputs to 4 LVDS outputs
Differential input frequency
Up to 2 GHz
Supply voltage
1.71 V to 3.465 V
Additive jitter
60 fs RMS max at 156.25 MHz
Package
16-pin 3.00 mm × 3.00 mm VQFN

Compliance & Environment

RoHS
ROHS3 Compliant
REACH
-
MSL
Level-1-260C-UNLIM
ECCN
-
HTSUS
-

Application

Telecom and networking clock distributionTest and measurement instrumentsMedical imaging clock trees

Datasheet

lmk1d1204

800 KB

Datasheet AI

CAD Models

Download ECAD models for LMK1D1204RGTT: KiCad symbol & footprint, Altium footprint, PCB footprint, and 3D model.

EDA Symbol
Schematic symbol for your EDA tool
Get Files
PCB Footprint
Land pattern for PCB layout
Get Files
3D Model
STEP file for mechanical design
Get Files
KiCad Library
Verified KiCad 8 symbol, footprint, and 3D model
Generate library

Login required · CAD models billed separately as an add-on

Where to Buy

Real-time and catalog pricing from verified distributors

Live prices updated on demand · Catalog (~) prices may differ

Alternative components

Alternatives are being enriched. Analyze this part in PartGenie for the latest matches.

Design and risk insights

Questions & answers

LMK1D1204RGTT is a Texas Instruments low-additive-jitter LVDS clock buffer with two selectable inputs and four differential LVDS output pairs. It is supplied in a 16-pin 3 mm × 3 mm RGT VQFN package.