NSBC114EDXV6T1G AI Analysis:
Datasheet, Specs, Alternatives & ECAD

AI summary

NSBC114EDXV6T1G product

NSBC114EDXV6T1G

Pre-Biased

Dual NPNPre-BiasedSOT-563

The NSBC114EDXV6T1G is a dual NPN pre-biased transistor featuring integrated 10kΩ resistors, housed in a compact SOT-563 package.

Best for

  • Digital switching
  • Interface circuits
  • Space-constrained applications

Avoid if

  • High-power amplification
  • Applications requiring independent transistor control beyond the integrated bias network

Check before use

  • Thermal dissipation limits
  • Input voltage levels

Key specifications

Resistor Ratio
1.0
VCE(sat)
0.25 V max
Package
SOT-563

Compliance & Environment

RoHS
ROHS3 Compliant
REACH
REACH Unaffected
MSL
1 (Unlimited)
ECCN
EAR99
HTSUS
8541.21.0095

Application

General

Datasheet

CAD Models

Download ECAD models for NSBC114EDXV6T1G: KiCad symbol & footprint, Altium footprint, PCB footprint, and 3D model.

EDA Symbol
Schematic symbol for your EDA tool
Get Files
PCB Footprint
Land pattern for PCB layout
Get Files
3D Model
STEP file for mechanical design
Get Files
KiCad Library
Verified KiCad 8 symbol, footprint, and 3D model
Generate library

Where to Buy

Real-time and catalog pricing from verified distributors

Alternative components

Alternatives are being enriched. Analyze this part in PartGenie for the latest matches.

Design and risk insights

Questions & answers

It is a dual NPN Bias Resistor Transistor (BRT) that integrates two transistors and a monolithic bias network (10kΩ series and 10kΩ base-emitter resistors) into a single SOT-563 package.