PUMH10,115 AI Analysis:
Datasheet, Specs, Alternatives & ECAD

AI summary

PUMH10,115 product

PUMH10,115

Power Management (PMIC)

NPNRETDual TransistorSOT363

The PUMH10 is a dual NPN resistor-equipped transistor (RET) designed for space-constrained digital applications.

Best for

  • Peripheral driving
  • IC input control
  • Digital logic switching

Avoid if

  • High-power switching applications exceeding 100mA
  • Applications requiring adjustable bias

Check before use

  • Thermal derating curve
  • Input voltage thresholds

Key specifications

VCEO (Max)
50 V
IO (Max)
100 mA
R1
2.2 kΩ
R2
47 kΩ

Compliance & Environment

RoHS
ROHS3 Compliant
REACH
REACH Unaffected
MSL
1 (Unlimited)
ECCN
EAR99
HTSUS
8541.21.0095

Application

GeneralIndustrial

CAD Models

Download ECAD models for PUMH10,115: KiCad symbol & footprint, Altium footprint, PCB footprint, and 3D model.

EDA Symbol
Schematic symbol for your EDA tool
Get Files
PCB Footprint
Land pattern for PCB layout
Get Files
3D Model
STEP file for mechanical design
Get Files
KiCad Library
Verified KiCad 8 symbol, footprint, and 3D model
Generate library

Where to Buy

Real-time and catalog pricing from verified distributors

Alternative components

Alternatives are being enriched. Analyze this part in PartGenie for the latest matches.

Design and risk insights

Questions & answers

The PUMH10 is a dual NPN resistor-equipped transistor (RET) in a SOT363 package, featuring integrated bias resistors (R1=2.2kΩ, R2=47kΩ) to simplify circuit design.