S-LDTB113ZLT1G AI Analysis:
Datasheet, Specs, Alternatives & ECAD

AI summary

S-LDTB113ZLT1G product

S-LDTB113ZLT1G

Transistors - BJT - Arrays

PNPPre-BiasedSOT-23AEC-Q101

The S-LDTB113ZLT1G is a PNP pre-biased transistor in an SOT-23 package, ideal for space-saving inverter and driver circuits.

Best for

  • Inverter circuits
  • Interface circuits
  • Driver circuits

Avoid if

  • Applications requiring high-precision external biasing or non-standard resistor ratios.

Check before use

  • Input voltage levels and thermal dissipation limits.

Key specifications

Transistor Type
PNP Pre-Biased
Vcc
-50 V
Ic
-500 mA
R1
1 kΩ

Compliance & Environment

RoHS
Compliant
REACH
-
MSL
-
ECCN
-
HTSUS
-

Application

InverterDriver

CAD Models

Download ECAD models for S-LDTB113ZLT1G: KiCad symbol & footprint, Altium footprint, PCB footprint, and 3D model.

EDA Symbol
Schematic symbol for your EDA tool
Get Files
PCB Footprint
Land pattern for PCB layout
Get Files
3D Model
STEP file for mechanical design
Get Files
KiCad Library
Verified KiCad 8 symbol, footprint, and 3D model
Generate library

Alternative components

Alternatives are being enriched. Analyze this part in PartGenie for the latest matches.

Design and risk insights

Questions & answers

It is a PNP silicon surface mount transistor with an integrated monolithic bias resistor network, designed to simplify circuit design by eliminating external input resistors.