For BusinessPricing
Request a demo

SN65EPT23DR AI Analysis:
Datasheet, Specs, Alternatives & ECAD

AI summary

SN65EPT23DR product

SN65EPT23DR

Translators

TranslatorLVPECLLVDSLVTTL

The SN65EPT23DR is a dual-channel differential LVPECL/LVDS to LVTTL/LVCMOS translator designed for high-speed clock and data signal conversion.

Best for

  • Backplane clock distribution
  • Signal level translation

Avoid if

  • Applications requiring non-3.3V logic levels

Check before use

  • Input common-mode range requirements

Key specifications

Supply Voltage
3.0 V to 3.6 V
Max Frequency
> 300 MHz
Propagation Delay
2.0 ns

Compliance & Environment

RoHS
ROHS3 Compliant
REACH
-
MSL
Level 1
ECCN
-
HTSUS
-

Application

IndustrialGeneral

Datasheet

Texas-Instruments-company-64.pdf

800 KB

Datasheet AI

CAD Models

Download ECAD models for SN65EPT23DR: KiCad symbol & footprint, Altium footprint, PCB footprint, and 3D model.

EDA Symbol
Schematic symbol for your EDA tool
Get Files
PCB Footprint
Land pattern for PCB layout
Get Files
3D Model
STEP file for mechanical design
Get Files
KiCad Library
Verified KiCad 8 symbol, footprint, and 3D model
Generate library

Login required · CAD models billed separately as an add-on

Where to Buy

Real-time and catalog pricing from verified distributors

Live prices updated on demand · Catalog (~) prices may differ

Alternative components

Alternatives are being enriched. Analyze this part in PartGenie for the latest matches.

Design and risk insights

Questions & answers

It is a dual-channel translator that converts differential LVPECL or LVDS signals into single-ended LVTTL or LVCMOS logic levels.