For BusinessPricing
Request a demo

SN65LVDS93ADGGR AI Analysis:
Datasheet, Specs, Alternatives & ECAD

AI summary

SN65LVDS93ADGGR product

SN65LVDS93ADGGR

Serializers

LVDSFlatLinkdisplay serializerLCDTSSOP-56

SN65LVDS93ADGGR is a 56-pin TSSOP FlatLink LVDS transmitter for converting 28-bit parallel display data into four LVDS serial data channels and one LVDS clock channel.

Best for

  • LCD display panel LVDS interfaces
  • Parallel RGB-to-LVDS display links

Avoid if

  • The receiver does not support the FlatLink 28:4 data format
  • A native MIPI-DSI, eDP, or other unrelated display interface is required

Check before use

  • Panel-specific LVDS bit ordering and Y3 format
  • CLKSEL rising- or falling-edge configuration
  • IOVCC compatibility with the source logic level
  • Current lifecycle and supply status

Key specifications

Package
56-pin TSSOP
Pixel clock
10 MHz to 135 MHz
Data conversion
28-bit parallel to 4-channel LVDS
I/O supply
1.8 V to 3.3 V

Compliance & Environment

RoHS
ROHS3 Compliant
REACH
-
MSL
Level-2-260C-1 YEAR
ECCN
-
HTSUS
-

Application

LCD display panel driversLVDS display SerDes

Datasheet

Texas-Instruments-company-64.pdf

800 KB

Datasheet AI

CAD Models

Download ECAD models for SN65LVDS93ADGGR: KiCad symbol & footprint, Altium footprint, PCB footprint, and 3D model.

EDA Symbol
Schematic symbol for your EDA tool
Get Files
PCB Footprint
Land pattern for PCB layout
Get Files
3D Model
STEP file for mechanical design
Get Files
KiCad Library
Verified KiCad 8 symbol, footprint, and 3D model
Generate library

Login required · CAD models billed separately as an add-on

Where to Buy

Real-time and catalog pricing from verified distributors

Live prices updated on demand · Catalog (~) prices may differ

Alternative components

Alternatives are being enriched. Analyze this part in PartGenie for the latest matches.

Design and risk insights

Questions & answers

It is a Texas Instruments SN65LVDS93A FlatLink transmitter in a 56-pin TSSOP package. The device serializes 28 single-ended display data inputs into four LVDS data channels and a differential LVDS clock.