SN65LVELT23DGKR AI Analysis:
Datasheet, Specs, Alternatives & ECAD

AI summary

SN65LVELT23DGKR product

SN65LVELT23DGKR

Translators

TranslatorLVPECLLVDSLVTTLHigh-Speed

The SN65LVELT23DGKR is a dual-channel differential LVPECL/LVDS to LVTTL translator designed for high-speed clock and data signal conversion.

Best for

  • Backplane clock distribution
  • High-speed level shifting

Avoid if

  • Applications requiring non-3.3V logic levels

Check before use

  • Input common-mode range and termination requirements

Key specifications

Supply Voltage
3.3 V
Max Frequency
>180 MHz
Propagation Delay
2 ns
Output Drive
24 mA

Compliance & Environment

RoHS
ROHS3 Compliant
REACH
-
MSL
Level-1-260C-UNLIM
ECCN
-
HTSUS
-

Application

IndustrialGeneral

CAD Models

Download ECAD models for SN65LVELT23DGKR: KiCad symbol & footprint, Altium footprint, PCB footprint, and 3D model.

EDA Symbol
Schematic symbol for your EDA tool
Get Files
PCB Footprint
Land pattern for PCB layout
Get Files
3D Model
STEP file for mechanical design
Get Files
KiCad Library
Verified KiCad 8 symbol, footprint, and 3D model
Generate library

Where to Buy

Real-time and catalog pricing from verified distributors

Alternative components

Alternatives are being enriched. Analyze this part in PartGenie for the latest matches.

Design and risk insights

Questions & answers

It is a dual-channel translator that converts differential LVPECL or LVDS signals into single-ended LVTTL logic levels.