SN74AHC1G125DRLR AI Analysis:
Datasheet, Specs, Alternatives & ECAD

AI summary

SN74AHC1G125DRLR product

SN74AHC1G125DRLR

Buffers

Buffer3-StateLogic

The SN74AHC1G125DRLR is a single-bit non-inverting bus buffer with 3-state output, designed for 2 V to 5.5 V logic systems.

Best for

  • Bus interface applications
  • Down-voltage translation

Avoid if

  • High-current drive requirements exceeding 8 mA

Check before use

  • OE pin logic levels

Key specifications

Supply Voltage
2 V to 5.5 V
Output Drive
±8 mA at 5 V
Propagation Delay
6 ns (max) at 5 V
Package
SOT-553

Compliance & Environment

RoHS
ROHS3 Compliant
REACH
-
MSL
Level-1-260C-UNLIM
ECCN
-
HTSUS
-

Application

General LogicIndustrial

CAD Models

Download ECAD models for SN74AHC1G125DRLR: KiCad symbol & footprint, Altium footprint, PCB footprint, and 3D model.

EDA Symbol
Schematic symbol for your EDA tool
Get Files
PCB Footprint
Land pattern for PCB layout
Get Files
3D Model
STEP file for mechanical design
Get Files
KiCad Library
Verified KiCad 8 symbol, footprint, and 3D model
Generate library

Where to Buy

Real-time and catalog pricing from verified distributors

Alternative components

Alternatives are being enriched. Analyze this part in PartGenie for the latest matches.

Design and risk insights

Questions & answers

It is a single-gate bus buffer with a 3-state output, allowing the output to be disabled (high-impedance) via the OE pin.