For BusinessPricing
Request a demo

SN74AUC1G00DRLR AI Analysis:
Datasheet, Specs, Alternatives & ECAD

AI summary

SN74AUC1G00DRLR product

SN74AUC1G00DRLR

Gates and Inverters

2-input NANDAUC logic0.8 V to 2.7 VSOT-5535-pin

SN74AUC1G00DRLR is a 5-pin, low-voltage 2-input NAND gate intended for 0.8 V to 2.7 V supplies, with operation optimized around 1.8 V.

Best for

  • Low-voltage CMOS logic
  • 1.8 V digital interfaces
  • Compact logic functions

Avoid if

  • Supply voltage exceeds 2.7 V
  • Inputs may remain floating
  • A different package footprint is required

Check before use

  • Verify DRL SOT-553 land pattern
  • Check output-current requirements
  • Check input rise and fall rate

Key specifications

Logic function
2-input NAND
Supply voltage
0.8 V to 2.7 V
Propagation delay
2.2 ns max at 1.8 V, CL = 15 pF
Package
DRL SOT-553, 5 pins

Compliance & Environment

RoHS
ROHS3 Compliant
REACH
-
MSL
Level-1-260C-UNLIM
ECCN
-
HTSUS
-

Application

Low-voltage digital logicMixed-voltage signal interfaces

Datasheet

Texas-Instruments-company-64.pdf

800 KB

Datasheet AI

CAD Models

Download ECAD models for SN74AUC1G00DRLR: KiCad symbol & footprint, Altium footprint, PCB footprint, and 3D model.

EDA Symbol
Schematic symbol for your EDA tool
Get Files
PCB Footprint
Land pattern for PCB layout
Get Files
3D Model
STEP file for mechanical design
Get Files
KiCad Library
Verified KiCad 8 symbol, footprint, and 3D model
Generate library

Login required · CAD models billed separately as an add-on

Where to Buy

Real-time and catalog pricing from verified distributors

Live prices updated on demand · Catalog (~) prices may differ

Alternative components

Alternatives are being enriched. Analyze this part in PartGenie for the latest matches.

Design and risk insights

Questions & answers

SN74AUC1G00DRLR is a Texas Instruments single 2-input positive-NAND logic gate in the 5-pin DRL SOT-553 package. Its logic output is high unless both inputs are high.