UCC21330BDR AI Analysis:
Datasheet, Specs, Alternatives & ECAD

AI summary

UCC21330BDR product

UCC21330BDR

Isolators - Gate Drivers

dual-channel gate driverisolated gate driver3 kVRMS isolationSOIC-168 V UVLOprogrammable dead time

UCC21330BDR is a dual-channel 3 kVRMS isolated gate driver with strong 4 A source and 6 A sink outputs, suited to high-side, low-side, and half-bridge power switching.

Best for

  • Isolated half-bridge gate drive
  • SiC MOSFET and IGBT switching stages
  • High-voltage DC/DC converters

Avoid if

  • The output supply cannot remain above the 8 V UVLO operating requirement
  • A non-isolated gate driver is sufficient
  • The design requires a documented product-page or EDA-model URL not provided in the source data

Check before use

  • Verify VDDA-VSSA and VDDB-VSSB voltage ranges and UVLO margin
  • Set RDT for measured system dead-time requirements
  • Keep local VDD-VSS bypass capacitors and gate-drive loops short

Key specifications

Isolation
3000 VRMS
Peak drive current
4 A source / 6 A sink
Output supply range
9.2 V to 25 V
VDD UVLO option
8.5 V typical rising threshold
CMTI
125 V/ns minimum
Propagation delay
33 ns typical

Compliance & Environment

RoHS
Yes
REACH
-
MSL
Level-2-260C-1 YEAR
ECCN
-
HTSUS
-

Application

Half-bridge power stagesHigh-voltage DC/DC convertersAutomotive battery chargersSiC and IGBT gate drive

Datasheet

CAD Models

Download ECAD models for UCC21330BDR: KiCad symbol & footprint, Altium footprint, PCB footprint, and 3D model.

EDA Symbol
Schematic symbol for your EDA tool
Get Files
PCB Footprint
Land pattern for PCB layout
Get Files
3D Model
STEP file for mechanical design
Get Files
KiCad Library
Verified KiCad 8 symbol, footprint, and 3D model
Generate library

Alternative components

Alternatives are being enriched. Analyze this part in PartGenie for the latest matches.

Design and risk insights

Questions & answers

UCC21330BDR is a Texas Instruments dual-channel isolated gate-driver IC in a 16-pin SOIC package. It provides 3 kVRMS isolation between the input logic side and two output driver channels.