It is a 3.3V Complex Programmable Logic Device (CPLD) from Xilinx, featuring 144 macrocells and 3,200 usable gates.
XC95144XL-10TQG100I AI Analysis:
Datasheet, Specs, Alternatives & ECAD
AI summary
Key specifications
- Macrocells
- 144
- Usable Gates
- 3,200
- Max Delay
- 10 ns
- Temp Range
- -40°C to +85°C
Compliance & Environment
- RoHS
- Y
- REACH
- -
- MSL
- -
- ECCN
- EAR99
- HTSUS
- 8542390001.0
Application
CommunicationsComputing
Datasheet
CAD Models
Download ECAD models for XC95144XL-10TQG100I: KiCad symbol & footprint, Altium footprint, PCB footprint, and 3D model.
EDA Symbol
Schematic symbol for your EDA tool
PCB Footprint
Land pattern for PCB layout
3D Model
STEP file for mechanical design
KiCad Library
Verified KiCad 8 symbol, footprint, and 3D model
Where to Buy
Real-time and catalog pricing from verified distributors
Alternative components
Alternatives are being enriched. Analyze this part in PartGenie for the latest matches.
